





3/64
NS | S
Monitor | 86












F.3. 9







T. 19.




Fig. 13A




Fig. 12




Fig. 13B

Exception	vector offse	et Corresponding mode
Reset	0x00	Supervisor mode
Under	0x04	Monitor mode / Und
SWI	0x08	Supervisor mode Montor make
Prefetch abort	0x0C	Abort mode Monitor mode
Data abort	0x10	Abort mode / Mon: for mack
IRQ / SIRQ	0x18	IRQ mode / Mon: tor mode
FIQ	0x1C	FIQ mode Mon for mane
SMI	Ox 20	And I was Novita mang

F13.14

VMO
VMI
VMZ
VM3
VM4
VMS
VM6
VM7

Reset	VS0
tholet	VSI
SWI	VS 2
ProJetchalort	V S3
Data abort	YSY
TRO/SIRQ	VSS
FIQ	VS6
SMI	VS7

Reiset	VNS0
Wide	VNSI
SWI	VNS2
Protetely about	VN53
Data about	VNS4
IRQ/SIRQ	VNSS
FIQ	- VNS6
SMI	VN57

Fig. 15

CP15 Monitor Trap Mask Register


	\bigcirc	l	. \	1	. 1	0	l
۰	IME	SWI	Protetch	Data	IRQ	ZILO	FIQ
			Abort	Hoort		.11	


1= Mon(S)

0 = NS

OR via translusive/external

Fig. 16.









Fig. 19






FIGURE 21

CPSR CPSR SPSR und SPSR irq

User	System	Supervisor	Abort	Undefined	Interrupt	Fast Interrupt
R0	R0	R0	R0	R0	R0	R0
	R1	R1	R1	R1	R1	R1
R1	R2	R2	R2	R2	R2	R2
R2	R3	R3	R3	R3	R3	R3
R3	R4	R4	R4	R4	R4	R4
R4		R5	R5	R5	R5	R5
R5	R5	R6	R6	R6	R6	R6
R6	R6	R7	R7	R7	R7	R7
R7	R7		R8	R8	R8	R8 fig
R8	R8	R8	R9	R9	R9	R9 fig
R9	R9	R9		R10	R10	R10 fig
R10	R10	R10	R10	R11	R11	R11 fig
R11	R11	R11	R11		R12	R12 fig
R12	R12	R12	R12	R12		
R13	R13	R13_94C	7813_abl	R13_und	R13_irq	R13_fiq
R14	R14	1714 SVE	R14_sbt	R14_und	R14_irq	R14_fiq
PC	PC	PC	PC	PC	PC	PC

Monitor
R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13_mon
R14_mon
PC

CPSR	
SPSR	mon

CPSR SPSR_fiq

FIGURE 22

CPSR SPSR_abt

CPSR

CPSR

CPSR

SPSR_svc






FIGURE 23





F-13. 25







fig. 26










Fig. 30





Fig. 31

26/64 Monitor Non-Secure Int 2 hardler NSB

Lig. 32

Monitor Non-secure 工+2 hardler Resume Stub Int 1 | hardler Close Shub Int1 / hondler

Fig 33



F16.35




FIG. 36




FIG. 37






FIG. 38





F16.40




FIG. 41





FIG. 42









FIG. 44





F16.45




F16.46









PHYSICAL ADDRESS SPACE

F16. 49




FIG SOA




FIG 508







FIG 51



F16 52





1. -




FIG 55






FIG 56



F16 57



Done by cache

FIG 58

	How to program?	How to enter?	Entry mode
Di Carponiti IIII	Debug TAP or	Program breakpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (²).	Halt/monitor
Software breakpoint instruction	Put a BKPT instruction into scan chain 4 (Instruction Transfer Register) through Debug TAP or Use BKPT instruction directly in	BKPT instruction must reach execution stage.	Halt/monito
Vector trap breakpoint	the code. Debug TAP	Program vector trap register and address matches.	Halt/monito
Watchpoint hits	Debug TAP or software (CP14)	Program watchpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (²).	Halt/monito
	Debug TAP	Halt instruction has been scanned in.	Halt
internal debug request	Not applicable	EDBGRQ input pin is asserted.	Halt

(1): In monitor mode, breakpoints and watchpoints cannot be data-dependent.

Figure

⁽²): The cores have support for thread-aware breakpoints and watchpoints in order to able to enable secur debug on some particular threads.

Name	Meaning	Reset value	Access	Inserted in scan chain for test
Monitor mode enable bit	0: halt mode 1: monitor mode	1	R/W by programming the ICE by the JTAG (scan1) R/W by using MRC/MCR instruction (CP14)	yes
Secure debug enable bit	0: debug in non- secure world only. 1: debug in secure world and non- secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure trace enable bit	0: ETM is enabled in non-secure world only. 1: ETM is enabled in secure world and non-secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure user- mode enable bit	0: debug is not possible in secure user mode 1: debug is possible in secure user mode	1	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure thread-aware enable bit	0: debug is not possible for a particular thread 1: debug is possible for a particular thread	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no

Function Table

D	CK	Q[n+1]
0		0
1	\	1
х	/	Q[n]

Logic Symbol




FIGURE 62

Function Table

D _.	SI	SE	CK	Q[n+1]
0	x	0		0
1	х	0	_	1
x	х	х	_	Q[n]
x	0	1		0
X	1	1		1

Logic Symbol




figure 63




FIGURE 64




Figure 65.




FIGURE 66 A




FIGURE 66 B





Figure 67



CP14 bits in Debug and Status Control register			
Secure debug enable bit	Secure user-mode debug enable bit	Secure thread-aware debug enable bit	meaning
0	X	Х	No intrusive debug in entire secure world is possible. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are ignored in entire secure world.
1	0	X	Debug in entire secure world is possible
1	i	0	Debug in secure user-mode only. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are taken into account in user mode only. (Breakpoints and watchpoints linked or not to a thread ID are taken into account). Access in debug is restricted to what secure user can have access to. Debug is possible only in some particular threads. In
1	1	I	that case only thread-aware breakpoints and watchpoints linked to a thread ID are taken into account to enter debug state. Each thread can moreover debug its own code, and only its own code.

Figure 69A

CP14 bits in Debug and Status Control register		ontrol register	meaning	
Secure trace enable bit	Secure user-mode debug enable bit	Secure thread-aware debug enable bit		
0	X	х	No observable debug in entire secure world is possible. Trace module (ETM) must not trace internal core activity.	
<u>. 10 1. 15 18 18 18 18 18 18 18 18 18 18 18 18 18 </u>	0	X	Trace in entire secure world is possible	
1	1	0	Trace is possible when the core is in secure user-mode only.	
1	1	1	Trace is possible only when the core is executing some particular threads in secure user mode. Particular hardware must be dedicated for this, or re-use breakpoint register pair: Context ID match must enable trace instead of entering debug state.	

Figure 69B

Program	vebug
Α	ママラ
B	
A	ラララ
B	

Figure 70

Method of entry	Entry when in non-secure world	entry when in secure world
Breakpoint hits	Non-secure prefetch abort handler	secure prefetch abort handler
Software breakpoint instruction		secure prefetch abort handler
Vector trap breakpoint	interruptions. For other non-secure exceptions, prefetch abort.	secure prefetch abort exceptions (1). For other exceptions, secure prefetch abort.
Watchpoint hits		secure data abort handler
Internal debug request		debug state in halt mode
External debug request	Debug state in halt mode	debug state in halt mode

- (1) see un comanon on vector trap register, :
- (2) Note that when external or internal debug request is asserted, the core enters halt mode and not monitor mode.

(.

Figure 71A

Method of entry	Entry in non-secure world	entry in secure world
Breakpoint hits	Non-secure prefetch abort handler	breakpoint ignored
Software breakpoint instruction	Non-secure prefetch abort handler	instruction ignored (*) as a *
Vector trap breakpoint	Disabled for non-secure data abort and non-secure prefetch abort interruptions. For others interruption non-secure prefetch abort.	breakpoint/gnored
Watchpoint hits	Non-secure data abort handler	watchpoint ignored 🛬 🕞
Internal debug request	Debug state in halt mode	requestignored : : : : : : : : : : : : : : : : : : :
External debug request	Debug state in halt mode	requestignored * # 12 2 2 2 2 2
Debug re-entry from system speed access	nor applicable	notapplicable

(1) As substitution of BKPT instruction in secure world from non-secure world is not possible, non-secure abort must handle the violation.

Figure 718